TITLE

OVERSAMPLING D/A CONVERTER AND METHOD FOR SHAPING NONLINEAR
INTERSYMBOL INTERFERENCE IN AN OVERSAMPLING D/A CONVERTER

BACKGROUND OF THE INVENTION

Field of the invention

[0001] The present invention relates to digital-to-analog converters (DACs), and in particular to an oversampling DAC and to a method for shaping nonlinear intersymbol interference (NLISI) in an oversampling DAC.

Related Art

[0002] Oversampling DACs are becoming increasingly prevalent due to the favorable position they achieve in the trade-off among bandwidth, dynamic range and implementation complexity. These converters may be broadly classified into discrete-time and continuous-time implementations. The latter are usually favored in high frequency and high bandwidth applications such as the processing of radio and radar signals. See, for example, S. Norsworth, R. Schreier & G.C. Temes (Editors), Delta-Sigma Data Converters, IEEE Press, New Jersey, 1997.

[0003] A typical prior art oversampling DAC comprises (i) a digital signal processor that spectrally shapes quantization noise using delta-sigma modulation, (ii) one or more unit-elements that perform the digital-to-analog conversion function, and (iii) an analog filter. The unit elements, together with being components of the overall DAC, are also DACs themselves. The precision of the input to each unit element DAC is one bit. The dynamic range of the overall converter is limited by the characteristics of the individual unit element DACs.

[0004] In implementations that use more than one unit element, methods have been used to spectrally shape the mismatch between unit elements in such a way that it does not affect the dynamic range of the overall converter.

[0005] For example, figure 1 shows an oversampling DAC implemented in accordance with the prior art. The DAC of figure 1 comprises: a digital signal processor 1 that

spectrally shapes quantization noise using delta-sigma modulation. The digital signal processor 1 comprises: a quantizer 4 that converts a multi-bit digital input signal to a single-bit representation; a first digital filter $H_1(z)$ 5 that performs the spectral shaping, i.e. filtering, of the quantizer output; a second digital filter $G(z)$ 6 that performs the spectral shaping of the input signal $x[n]$; and a summer 7 that combines the filtered input signal with the filtered quantizer output. The oversampling DAC also comprises a unit-element DAC 2 that performs the digital-to-analog conversion function. See, for example, Su and Wooley: "Semi-digital reconstruction filter", ISSCC 1993, pp. 230-231. The oversampling DAC also comprises an analog filter $V(s)$ 3 that attenuates the out-of-band quantization noise.

[0006] For a more detailed explanation of delta-sigma modulation, reference can be made to John G. Proakis, Masoud Salehi: "Communication Systems Engineering", Prentice Hall 1994, pp. 279-282. More specifically, delta-sigma modulation is a combination of oversampling and feedback, leading to suppression of quantization noise at the low-frequency end of the spectrum. Further prior art details on oversampling DACs can be found in US Pat. 6,005,505 and in the references cited therein.

[0007] The error mechanism that limits the performance of each of the prior art unit element DACs, and thus the dynamic range of the overall converter, is nonlinear intersymbol interference (NLISI). NLISI arises from nonidealities in the DAC that cause its present output to depend not only on the present sample but also on previous samples of its input.

[0008] The primary sources of NLISI are 1) asymmetric rise and fall times in the output waveform, and 2) variation in transition times resulting from the residual effects of prior symbols. NLISI can be accurately represented by the Volterra model, in which the output of the DAC at specified sample times $y(nT)$ is expressed as a function of the present and previous samples of the one-bit quantized signal, $u[n]$, $u[n-1]$, $u[n-2]$, ...

$$y(nT) = a \cdot u[n] + b \cdot u[n-1] + c \cdot u[n-2] + d \cdot u[n] \cdot u[n-1] + e \cdot u[n] \cdot u[n-2] + f \cdot u[n-1] \cdot u[n-2] + g \cdot u[n] \cdot u[n-1] \cdot u[n-2] + ... \quad\quad (1)$$

where a, b, c, d, e, f and g represent coefficients whose value depends on the specific implementation of the DAC. The first three terms of equation (1) have a linear dependence on the input and do not degrade the performance of the modulator. The additional terms represent nonlinear intersymbol interference (NLISI), which degrades the performance of the modulator. For notational convenience, the two possible values of the one-bit quantized signal u[n] are represented by +1 and -1. A reference expressing NLISI in terms of a Volterra model is, for example, Nonlinear System Theory: The Volterra/Wiener Approach, Johns Hopkins University Press 1981, pp. 253-255.

[0009] The simulated output spectrum of a prior art oversampling DAC with NLISI in the unit element is shown by the solid curve of the graph in Figure 2, which relates to a quiescent input (zero input) case. The horizontal axis of the graph represents frequency and is scaled logarithmically. The vertical axis represents spectral density in decibels. The dashed curve shows, for comparison, what the output spectrum would be in the absence of NLISI. The magnitude of the NLISI in the calculations used to generate Figure 2 would result from approximately a 1% asymmetry between rise and fall times in the output of the unit element DAC. In this example, NLISI reduces the dynamic range of the converter by approximately 60 dB.

[0010] A known method of addressing NLISI makes use of various "return-to-zero" waveforms to increase the spacing between adjacent symbols. For example, nonlinear intersymbol interference caused by asymmetric rise and fall times has been addressed by R. Adams in "A ·113 dB SNR oversampling DAC with segmented noise shaped scrambling", IEEE J. Solid State Circuits, vol. 33 no. 12, pp. 1871-1878 (December 1988). A "dual return-to-zero" scheme is described therein, which generates two data streams from the input data stream. Both data streams represent the same data word, but are offset from each other by half clock cycle. During the opposite half cycle each data stream is returned to zero. Each of the two data streams is applied to a separate digital/analog converter and the results are summed together. This mechanism

separates adjacent data words by half cycle within each data stream and thereby reduces NLISI from the adjacent sample.

[0011] However, a first disadvantage of the methods using "return-to-zero" waveforms is that they reduce NLISI only insofar as it originates in the immediately preceding symbol and have no effect on longer-term interference. A second disadvantage is that these methods generate high frequency tones in the output spectrum. A further disadvantage is that these methods result in an increased sensitivity to clock jitter. In particular, with reference to the half cycle separation between adjacent data words, this is not sufficient to reduce NLISI to an acceptable level in systems with a very high clock rate. The clock rate used in the prior art is 2.56 MHz, which is very low when compared to the clock rates greater than 1 GHz required in radio and radar applications. Furthermore, the prior art does not provide any correction for the mismatch between the digital/analog subconverters. This mismatch generates a tone that is sufficiently far out-of-band in the example described by the prior art. In other applications, however, the tone generated by mismatch can be problematic.

SUMMARY OF THE INVENTION

[0012] The present invention overcomes the prior art drawbacks, by providing an apparatus and a method for spectrally shaping NLISI in such a way that most of its energy falls outside of the signal band.

[0013] In particular, the apparatus and the method according to the present invention are implemented by adding a plurality of shaper circuits to the delta-sigma modulator. In these additional shaper circuits, the NLISI is calculated from the history of signal bits using a Volterra model, and then filtered in such a way that the portion of the NLISI within the signal band is isolated. Changes are then made to the single-bit sequence in such a way that the sequence will generate additional NLISI that cancels the in-band portion of the NLISI already generated. Such changes are made using a multiport quantizer instead of the single port quantizer 4 of Figure 1. The multiport quantizer selects the quantized sequence in such a way that the following terms are simultaneously minimized: (1) the in-band portion of the signal quantization error, and (2) the in-band portion of each of a selected subset of the terms in the Volterra series.

-4-

[0014] Because the mechanism used to cancel the NLISI is the same mechanism that initially generates the NLISI, the cancellation process does not require knowledge of the coefficient for each term in the model for NLISI. Only the algebraic form of each term must be known.

[0015] According to a first aspect of the present invention, a method for spectrally shaping nonlinear intersymbol interference (NLISI) in an oversampling digital-to-analog converter causing energy associated with NLISI to fall outside a signal band is disclosed, the method comprising the steps of: receiving a multiple bit digital input signal in said signal band; providing a quantized representation of said multiple bit digital input signal; providing a first-order shaper circuit for shaping quantization noise; providing at least one higher-order shaper circuit so as to spectrally shape NLISI; and changing said quantized representation based on said first order shaper circuit and said at least one higher-order shaper circuit, thereby reducing NLISI energy level present in said signal band.

[0016] According to a second aspect, an oversampling multi-bit digital to analog converter for converting a multi-bit converter digital input to an analog converter output is disclosed, comprising: a digital signal processor that spectrally shapes quantization noise using delta-sigma modulation, the digital signal processor comprising a first order shaper circuit for shaping quantization noise; a unitary digital-to-analog converter connected to the digital signal processor; and an analog filter connected to the unitary digital-to-analog converter, wherein the digital signal processor comprises a multiport quantizer converting a plurality of multi-bit multiport inputs to a single-bit multiport output, and wherein the digital signal processor comprises at least one higher-order shaper circuit to spectrally shape nonlinear intersymbol interference (NLISI).

[0017] According to a third aspect, an oversampling digital-to-analog converter is disclosed, comprising: a first digital filter having a first digital filter input and a first digital filter output, said first digital filter being for filtering an input signal having a signal band; a second digital filter having a second digital filter input and a second

digital filter output, said second digital filter being for filtering a quantized signal; a summing element having a summing element output, said summing element for summing said first digital filter output with said second digital filter output wherein said second digital filter and said summing element form a first order shaper circuit, said summing element being a first order bias signal; at least one higher-order shaper circuit, said at least one higher-order shaper circuit generating a higher-order bias signal, said higher-order bias signal indicating magnitude of a portion of nonlinear intersymbol interference (NLISI) falling in the signal band; a multiport quantizer having a plurality of multiport quantizer inputs and a multiport quantizer output, said plurality of multiport quantizer inputs comprising said first order bias signal and said higher-order bias signal; a feedback loop for connecting said multiport quantizer output to said first digital filter input and to said at least one higher-order shaper circuit; a unit element digital-to-analog converter having a unit element digital-to-analog converter output, said unit element digital-to-analog converter being connected with said multiport quantizer output; and a continuous time filter connected to said digital-to-analog converter output.

[0018] The teachings of the present invention can be applied to any oversampling delta-sigma DAC for which NLISI is a performance-limiting factor.

[0019] For the sake of simplicity, the present invention will be described with reference to an oversampling DAC with a single bit quantizer, i.e. a quantizer having a single-bit output. However, as will be evident to those skilled in the art, the invention is also applicable to oversampling DACs with multi-bit quantizers.

BRIEF DESCRIPTION OF THE DRAWINGS
[0020] The present invention will be understood and appreciated more fully from the following detailed description taken in conjunction with the drawings in which:

Figure 1, already described, shows a schematical diagram of a prior art oversampling DAC;

Figure 2, already described, shows a simulated output frequency spectrum of the DAC of Figure 1;

Figure 3 shows a schematical diagram of a DAC according to the present invention;

Figure 4 shows a first embodiment of the multiport quantizer used in accordance with the present invention;

Figure 5 shows a second embodiment of the multiport quantizer used in accordance with the present invention; and

Figure 6 shows a simulated output frequency spectrum of the DAC of Figure 3.

DETAILED DESCRIPTION OF THE INVENTION

[0021] Figure 3 shows, schematically, the preferred embodiment of the present invention. A delta-sigma modulator, as discussed above, is modified to include NLISI shaper circuits into the feedback loop. Some of the elements correspond to those already described to the prior art embodiment: first and second digital filtering elements 11 and 12, a summing element 13, a unit element DAC 14, and a continuous time filter 15. Exemplary expressions of the transfer functions $G(z)$ and $H_1(z)$ can be found in Norsworth, Schreier & Temes, already cited above, pp. 142-152.

[0022] However, the embodiment of Figure 3 shows shaper circuits not present in the prior art. These may include one or more of the following: a shaper circuit 20 for spectrally shaping second-order NLISI, a shaper circuit 30 for spectrally shaping third-order NLISI, and shaper circuits for shaping higher orders of NLISI (not shown in the figure). It should be noted that NLISI starts at the second order. First-order intersymbol interference is linear intersymbol interference, and does not significantly affect the performance of an oversampling DAC.

[0023] At time t=0, a multi-bit digital input signal $x[n]$ is passed into the first digital filtering element 11 for spectral shaping the input signal. It passes through the summer 13 and into a multi-port quantizer 40. The multi-port quantizer 40 quantizes the multi-bit digital signal $x[n]$ providing a quantized signal $u[n]$. The quantized signal $u[n]$, for purposes of this explanation, is a single bit representation of the multi-bit digital signal $x[n]$.

[0024] At time t >0, the sampled representation u[n] is fed, via a feedback loop, into a plurality of shaper circuits. A first shaper circuit comprises the second digital filtering element 12 and allows spectral shaping of the quantization noise generated as a result of the multiport quantizer 40. A second shaper circuit 20 comprises a first delay element 21, a first multiplier element 22, a third digital filtering element 23 and a second multiplier element 24. The second shaper circuit 20 provides spectral shaping of second-order NLISI. The first delay element 21, for example a flip-flop, remembers the previous value of the one-bit quantized signal, u[n-1]. The first multiplier element 22, for example an exclusive-or gate, calculates the product $u[n] \cdot u[n-1]$. This product, scaled by a factor "d", represents second-order NLISI. The third digital filter element 23 isolates the portion of second-order NLISI energy within the signal band. The second multiplier element 24 generates a bias signal $b_2[n]$ with the appropriate sign. Also the "e" and "f" factors of the Volterra model can be computed, if desired. Such factors are less significant than the "d" factor, because they represent the effect of a sample further back in time, and will not be described in detail in the present specification.

[0025] A third shaper circuit 30 is depicted in Figure 3 comprising of a second delay element 31, a third multiplier element 32, a fourth digital filtering element 33 and a fourth multiplier element 34. The third shaper circuit 30 provides spectral shaping of third-order NLISI. The delayed value of the one-bit quantized signal from the second order NLISI shaper circuit 20 is delayed a second time by the second delay element 31. The twice delayed signal is passed to the third multiplier element 32 where it is multiplied with the output of the second multiplier element 22. The product of the twice delayed signal and the second multiplier element output represents third-order NLISI, when scaled by a Volterra factor. The output of the third multiplier element 32 is passed to the fourth digital filtering element 33. The fourth digital filtering element 33 isolates the portion of the third-order NLISI energy within the signal band. The output of the fourth digital filtering element 33 is passed to the fourth multiplier element 34. The fourth multiplier element 34 generates a bias signal $b_3[n]$ with the appropriate sign.

[0026] Additional shaping circuits may be added to spectrally shape higher orders of

NLISI than those shown, comprising of the same elements as the second and third shaping circuits.

[0027] The input to the third digital filtering element 23, $H_2(z)$, in shaper circuit 20 is given by $u[n] \cdot u[n-1]$. In shaper circuit 30, the input to the fourth digital filtering element 33, $H_3(z)$, is given by $u[n] \cdot u[n-1] \cdot u[n-2]$. The output of the third digital filtering element 23, $H_2(z)$, is $e_2[n]$, therefore $b_2[n] = e_2[n] \cdot u[n]$. Similarly, $b_3[n] = e_3[n] \cdot u[n] \cdot u[n-1]$.

[0028] Each of the shaper circuits 12-13, 20, 30 generates a bias signal $b_i[n]$. Bias signals $b_1[n]$, $b_2[n]$, $b_3[n]$ . . . are shown in Figure 3. The bias signals $b_i[n]$ indicate (a) which of the two possible values -1 or +1 of $u[n + 1]$ would result in a reduction of the in-band error energy of the associated order, and (b) the magnitude of the NLISI error of order i. In particular, the bias signal $b_1[n]$ is associated with quantization error, and the other bias signals $b_i[n]$, i > 1, are each associated with NLISI error of order i. A large negative value of $b_1[n]$, for example, indicates that setting $u[n + 1] = -1$ would result in a reduction of the in-band energy generated by quantization noise, and that the present value of this energy is large. On the contrary, a small positive value of $b_3[n]$ indicates that setting $u[n + 1] = +1$ would result in a reduction of the in-band energy generated by third-order NLISI, and that the present value of this energy is small.

[0029] The filter $H_1(z)$ is the same as in the prior art oversampling DAC. From Norsworth, already cited above, page 143

$$H_1(z) = \frac{H'(z) - 1}{H'(z)}$$

$H'(z)$ is the noise transfer function, and can be computed by using the parameters that the modulator is a 3^{rd}-order lowpass filter, having an oversampling ratio of 64 and a maximum out-of-band gain of 1.6. By applying the above parameters and formula,

$$H_1(z) = \frac{0.9218z^2 - 1.467z + 0.6097}{z^3 - 2.9985z^2 + 2.9985z - 1}$$

[0030] The filters H2(z) and H3(z) can be designed in the same way as the filter H1(z). The filters H2(z) and H3(z) will typically have lower order than the main filter H1(z). For example, for a first order filter the pole can be placed at z=1:

$$H_2(z) = 1/(z-1) \qquad (2).$$

[0031] For a higher order filter, it is better to space the poles over the passband. See Norsworth, already cited above, pp. 141-164.

[0032] The value of u[n] is determined based on all of the bias signals $b_i[n]$. This determination is made by the multiport quantizer 40. The output of the multiport quantizer 40 is chosen based on the sign of the sum of the bias signals $b_i[n]$.

[0033] Figures 4 and 5 show two different embodiments of the multiport quantizer 40 used in accordance with the present invention.

[0034] Figure 4 shows one embodiment of the multiport quantizer 4. In this embodiment, each of the inputs $b_i[n]$ is multiplied by a weight w_i. The resulting products are then summed together in a summer 41. The output u[n] is selected based on the sign of the resulting sum s[n]. If s[n] is positive, an output of u[n]=1 is generated. If s[n] is negative, an output of u[n]= -1 is generated by means of a single-port quantizer 42. The probability of an exact zero value for the sum is very small, so that the behavior of the quantizer 40 with exactly zero input is not relevant.

[0035] The magnitude of the weights w_i determines how much importance is placed on minimizing the error in the quantization of each input. A larger weight means that more importance is given to minimizing the quantization error for the corresponding input. Typical weights would be w1=1, w2=0.1, w3=0.1, assigning ten times more importance to minimizing quantization noise then to minimizing NLISI.

[0036] The multiport quantizer of the embodiment of Figure 4 has the property that the sum of the absolute values of the quantization errors, weighted by the corresponding weights,

$$w_1 \text{ abs } (u[n] - b_1[n]) + w_2 \text{ abs } (u[n] - b_2[n]) + \ldots + w_k \text{ abs } (u[n] - b_k[n]) \quad (3)$$

is minimized.

[0037] Figure 5 shows a second, preferred, embodiment of the multiport quantizer 4. In this embodiment, each of the inputs $b_i[n]$ is applied to two distinct signal paths. In each path, a "tentative" quantization error for the corresponding input is calculated. For the first path, the tentative quantization error is calculated assuming $u[n]=1$. In the second path, the tentative quantization error is calculated assuming $u[n]=-1$. The quantization error for each input is squared and then multiplied by a weight w_i. The resulting weighted squared errors $s_1[n]$ and $s_{-1}[n]$ are then summed together in summers 43, 44, respectively, to obtain a total squared tentative quantization error for each of the two tentative decisions.

[0038] The output $u[n]$ is selected based on which path has the lower total squared tentative quantization error. If the total squared tentative quantization error $s_1[n]$ assuming a 1 output is lower, an output of $u[n]=1$ is generated. Otherwise, an output of $u[n]= -1$ is generated. The decision is made by a comparator circuit 50. The probability of an exact tie is very small, so that the behavior of the comparator with exact tie is not relevant.

[0039] The magnitude of the weights w_i determine how much importance is placed on minimizing the error in the quantization of each input. A larger weight means that more importance is given to minimizing the quantization error for the corresponding input. Typical weights would be $w_1=1$, $w_2=0.1$, $w_3=0.1$.

[0040] The multiport quantizer of the embodiment of Figure 5 has the property that the sum of the squares of the quantization errors, weighted by the corresponding weights,

$$w_1 (u[n] - b_1[n])^2 + w_2 (u[n] - b_2[n])^2 + \ldots + w_k (u[n] - b_k[n])^2 \quad (4)$$

is minimized.

[0041] Therefore, according to the present invention, both minimization of the in-band portion of the signal quantization error and minimization of the in-band portion of each of a selected subset of the terms in the Volterra series are obtained.

[0042] Under certain assumptions, it can be demonstrated analytically that the invention spectrally shapes NLISI of the i-th order with a transfer function of

$$W_i(z) = \frac{1}{1 - H_i(z)} \quad (5).$$

[0043] For example, with reference to Figure 3, the term $d \cdot u[n] \cdot u[n-1]$ in the Volterra series can be considered. This term is shaped by the first shaper circuit 20 in Figure 3. The shaper circuit 20 first calculates the product $u[n] \cdot u[n-1]$ using the multiplier 22, then extracts the in-band portion of the product $u[n] \cdot u[n-1]$ using the filter 23. The in-band portion of the product $u[n] \cdot u[n-1]$ is minimized using multiplier 24 and multiport quantizer 40.

[0044] The output of filter 23 is indicated in Figure 3 as $e_2[n]$. The operation of the multiplier 24 can be described as:

$$b_2[n] = e_2[n] \cdot u[n] \quad (6)$$

[0045] Multiplying both sides of equation (6) by $u[n]$ gives

$$b_2[n] \cdot u[n] = e_2[n] \quad (7)$$

where the fact that u[n]= 1 or -1 has been used, implying that u[n] squared is 1.

[0046] The operation of the multiport quantizer can be described as

$$u[n] = b_2[n-1] + Q_2[n] \quad (8)$$

where $Q_2[n]$ represents the quantization error in quantizing $b_2[n]$. It should be noted that since the quantizer has multiple ports, $Q_2[n]$ has some dependence on the value of the other inputs to the multiport quantizer ($b_1[n]$, $b_3[n]$, ...). The simulations performed by the inventors have shown that $Q_2[n]$ and the other $Q_k[n]$ are approximately white with an approximately Gaussian distribution for a wide range of input signal types.

[0047] Solving equation (8) for $b_2[n-1]$ gives:

$$b_2[n-1] = u[n] - Q_2[n] \quad (9)$$

Adjusting the indices and substituting $b_2[n-1]$ from equation (9) into equation (7) gives

$$e_2[n-1] = u[n] \cdot u[n-1] - Q_2[n] \cdot u[n-1] \quad (10)$$

[0048] If the z-transform of the product signal u[n] u[n-1] is denoted by $r_2(z)$ and the z-transform of the product $Q_2[n] \cdot u[n-1]$ is denoted by q[z], then the closed-loop operation of shaper circuit 20 can be described in the z domain as

$$H_2(z) \cdot r(z) = r(z) - q(z) \quad (11)$$

where the fact that $e_2(z) = H_2(z) \cdot r(z)$ has been used. Solving equation (11) for r(z) gives

$$r(z) = q(z) / (1 - H_2(z)) \quad (12) \,.$$

- 13 -

[0049] What this analysis shows is that the spectrum of the product signal r[n] = u[n] · u[n-1] is spectrally shaped by a factor of $1/(1-H_2(z))$.

[0050] The applicants have found in simulation that the spectrum $Q_2[n]$ · u[n-1] is approximately white. If $H_2(z)$ is a lowpass filter, then the spectrum of the product u[n] · u[n-1] will have most of its power at higher frequencies, outside of the signal band. This implies that the term of the Volterra series d · u[n] · u[n-1] will also have most of its power at higher frequencies, outside of the signal band. There is no need to know the value of d in order for the shaper to operate.

[0051] Behavioral simulations have been performed with Matlab® and Simulink® to demonstrate the functionality and effectiveness of the invention. Some of the configurations simulated and the results obtained are summarized in Table 1.

TABLE 1

Config Number	Order of H1(z)	Order of H2(z)	Order of H3(z)	Prior-art SNR	Ideal SNR	Invention SNR
1	2	2	2	54	98	79
2	2	2		54	98	79
3	3	2		51	117	102

[0052] The first column of the table is an index number used to identify each configuration. This means that table 1 takes into account three different configurations. The second column of table 1 represents the order of the transfer function $H_1(z)$ that shapes the quantization noise. The third column of table 1 represents the order of the transfer function $H_2(z)$ that shapes second-order NLISI. The fourth column of table 1 represents the order of the transfer function $H_3(z)$ that shapes third-order NLISI. For those rows in which the fourth column is left blank, third-order NLISI is not shaped and is omitted from the simulation. The fifth column of table 1 represents the simulated

signal-to-noise ratio achieved by the prior-art modulator. The sixth column of table 1 represents the ideal signal-to-noise ratio in the absence of NLISI. The seventh column of table 1 represents the simulated signal-to-noise ratio (SNR) achieved by the invention. The SNR (quotient of the signal power and the noise power) is calculated by applying a sine-wave input to the modulator and looking at the spectrum of the output. The signal power is calculated by adding the output signal power in the three bins determined by the frequency of the input sine wave. The noise power is calculated by integrating the output power over all the other bins in the signal band, not including the bins containing the input signal.

[0053] Figure 6 illustrates in greater detail the simulation results using configuration number 3 of Table 1. Each curve in the graph represents the output spectrum of a simulated DAC implementation. The solid curve represents the invention, the dashed curve represents the prior art DAC and the dotted curve represents an ideal DAC with no NLISI.

[0054] While several illustrative embodiments of the invention have been shown and described, numerous variations and alternative embodiments will occur to those skilled in the art. Such variations and alternative embodiments are contemplated, and can be made without departing from the spirit and scope of the invention as defined in the appended claims.